Slide 1
Slide 2
Slide 3
Slide 4
Slide 5
Slide 6
Slide 7
Slide 8
Slide 9
Slide 10
Slide 11
Slide 12
Slide 13
Slide 14
Slide 15
Slide 16
Slide 17
Slide 18
Slide 19
Slide 20
Slide 21
Slide 22
Slide 23
Slide 24
Slide 25
Slide 26
Slide 27
Slide 28
Slide 29
Slide 30
Slide 31
Slide 32
Slide 33
Slide 34
Slide 35
Slide 36
Slide 37
Slide 38
Slide 39
Slide 40
Slide 41
Product List
The Cyclone® III architecture will support the Nios® II embedded soft processor. The Nios® II processor can achieve as much as 160 DMIPS of performance, and allow the user to build custom instructions as well as stitch together a custom set of peripherals using the Avalon Interconnect Fabric. Avalon is not a bus, it’s an interconnect, so it doesn’t introduce potential latency issues, as other on-chip bus solutions can.
PTM Published on: 2011-10-14
