Slide 1
Slide 2
Slide 3
Slide 4
Slide 5
Slide 6
Slide 7
Slide 8
Slide 9
Slide 10
Slide 11
Slide 12
Slide 13
Slide 14
Slide 15
Slide 16
Slide 17
Slide 18
Product List
So what is inside the Power Block? On the left hand side, a 3D figure of the power block is shown. The low side and high side FETs have been stacked into a 5.0 mm x 6.0 mm package. The 3D image shows the low side FET on the bottom, the high side FET on top as well as a switch node clip between the two MOSFETs. The Vin clip is then stacked on top of the high side FET. The source-down stacked die helps reduce total source inductance.
PTM Published on: 2011-12-19
