Slide 1
Slide 2
Slide 3
Slide 4
Slide 5
Slide 6
Slide 7
Slide 8
Slide 9
Slide 10
Slide 11
Slide 12
Slide 13
Slide 14
Slide 15
Slide 16
Slide 17
Slide 18
Slide 19
Slide 20
Slide 21
Slide 22
Slide 23
Slide 24
Slide 25
Slide 26
Slide 27
Slide 28
Slide 29
Product List
The TMR register at the bottom of the block diagram is the timer’s mode register. Here one can select which input clock is used, whether the channel should work as a master or as a slave, additional mode settings such as interval or PWM mode, settings for switching the output on or off, and so on. One can also see all the connections to the slave master controller (at the top of the block diagram) to the other channels, which are needed for combined operation mode.
PTM Published on: 2012-04-17