Using proprietary packaging techniques, interconnect resistance/inductance is lowered enabling higher efficiencies especially at higher frequencies where the effects of source inductance on MOSFET switching performance are encountered. The result is better efficiency as well as better reliability due to improved package thermals and lower ringing on the switch node.