Slide 1
Slide 2
Slide 3
Slide 4
Slide 5
Slide 6
Slide 7
Slide 8
Slide 9
Slide 10
Slide 11
Slide 12
Slide 13
Slide 14
Slide 15
Slide 16
Slide 17
Slide 18
Slide 19
Slide 20
Slide 21
Slide 22
Product List
The graph on the left of this slide shows how much input current is needed to signal different power classification levels to the PSE. The table on the right also illustrates the maximum PD power levels required at the input of the PD, asserted classification load current for the PSE, and the associated external classification resistor used by the LTC4265 “.at ” compliant PD controller.
PTM Published on: 2011-05-19
