Not only is noise reduced, but the input bias current has been significantly decreased due to the CMOS process. The input offset voltage and current consumption have also been minimized by reviewing various parameters. At the same time, the phase margin characteristics have been improved, making the IC more stable and less susceptible to parasitic capacitance.