Slide 1
Slide 2
Slide 3
Slide 4
Slide 5
Slide 6
Slide 7
Slide 8
Slide 9
Slide 10
Slide 11
Slide 12
Slide 13
Slide 14
Slide 15
Slide 16
Slide 17
Slide 18
Slide 19
Slide 20
Slide 21
Slide 22
Slide 23
Slide 24
Slide 25
Slide 26
Slide 27
Slide 28
Slide 29
Slide 30
Slide 31
Slide 32
Slide 33
Slide 34
Slide 35
Slide 36
Slide 37
Slide 38
Product List
This slide shows an example of clock generation and distribution for a networking application. The NBVSPA015 is used to generate a 200 MHz LVDS clock which is sent to the NB6N14S. The NB6N14S generates 4 copies of the 200 MHz input clock with LVDS levels. Two of the output clocks are distributed to FPGAs, the other two to proprietary ASICs.
PTM Published on: 2014-08-04
