Slide 1
Slide 2
Slide 3
Slide 4
Slide 5
Slide 6
Slide 7
Slide 8
Slide 9
Slide 10
Slide 11
Slide 12
Slide 13
Slide 14
Slide 15
Slide 16
Slide 17
Product List
PLL’s can be used for a multitude of different ways to control timing in a system design. One common use is for multiplying a low MHz frequency to a higher MHz frequency to replace costly high frequency crystals and oscillators. Additional applications include zero delay buffers, jitter attenuation, and non-glitch switching.
PTM Published on: 2011-09-02