Slide 1
Slide 2
Slide 3
Slide 4
Slide 5
Slide 6
Slide 7
Slide 8
Slide 9
Slide 10
Slide 11
Slide 12
Slide 13
Slide 14
Slide 15
Slide 16
Slide 17
Slide 18
Slide 19
Slide 20
Slide 21
Slide 22
Slide 23
Slide 24
Slide 25
Slide 26
Slide 27
Slide 28
Slide 29
Slide 30
Slide 31
Slide 32
Slide 33
Slide 34
Slide 35
Slide 36
Slide 37
Slide 38
Slide 39
Slide 40
Slide 41
Slide 42
Slide 43
Slide 44
Slide 45
Slide 46
Slide 47
Slide 48
Slide 49
Slide 50
Product List
When a high speed ESD event first encounters the varistor, there is an overshoot of voltage that goes higher than the ultimate clamp voltage. The higher the ESD voltage, the higher the overshoot is going to be. The duration of the overshoot is less than 10nS and is usually ignored because of its short duration and limited impact on the protected circuit.
PTM Published on: 2011-05-31